10

15

# IMPLEMENTATION OF AN INVERSE DISCRETE COSINE TRANSFORM USING SINGLE INSTRUCTION MULTIPLE DATA INSTRUCTIONS

The present invention relates generally to compression and decompression of data signals. In particular, the invention relates to the implementation of an Inverse Discrete Cosine Transform.

## **BACKGROUND OF THE INVENTION**

The first implementation of Discrete Cosine Transform (DCT) and Inverse Discrete Cosine Transform (IDCT) was introduced by N. Ahmed, T. Natarajan and K.R. Rao (N. Ahmed, T. Natarajan, and K.R. Rao; Discrete Cosine Transform; *IEEE Transactions on Computers*, 90-93, 1974). The algorithm introduced by the Ahmed reference requires a large number of calculations to achieve an accurate result. This first implementation was advanced by the DCT and IDCT algorithm generated by W. Chen, C.H. Smith and S.C. Fralick (W. Chen, C.H. Smith, and S.C. Fralick; A Fast Computational Algorithm for the Discrete Cosine Transform; *IEEE Transactions on Communications*, COM-25(9):1004-1009, 1977). The Chen algorithm improved upon the Ahmed algorithm but still requires numerous calculations.

More and more microprocessors now provide instructions and associated

hardware to accelerate the execution of multimedia applications. The multimedia extensions implemented in such microprocessors can be based on Single Instruction Multiple Data (SIMD) mode of computing. Hitachi has produced such a microprocessor labeled the SH5. The SH5 utilizes the SIMD mode which allows the SH5 to simultaneously compute the same instructions on up to four different data values.

A-67740/SFC -1- 1001427

10

15

20

The two-dimensional, 8x8 IDCT is a commonly used function in various video decompression applications. Some multimedia standards, like MPEG-2, require a certain level of IDCT accuracy as enunciated in the IEEE 1180 compliance test (IEEE Standard Specifications for the Implementation of 8x8 Inverse Discrete Cosine Transform, IEEE Std. 1180-1990). The brute-force IDCT solution for and 8x8 matrix, as is well known in the art, requires 4096 multiplications and 3584 additions.

For a given 2D DCT sequence  $[X(m,n),0 \le m,n \le N-1]$ , the 2D IDCT sequence  $[x(i,j),0 \le i,j \le N-1]$  is determined as:

$$x(i, j) = \sqrt{\frac{4}{N^2}} \sum_{m=0}^{N-1} \sum_{n=0}^{N-1} c(m)c(n)X(m,n)cos\left\{\frac{(2i+1)m\pi}{2N}\right\}cos\left\{\frac{(2j+1)n\pi}{2N}\right\}$$

where 
$$c(k) = \begin{cases} \frac{1}{\sqrt{2}} & form = 0\\ 1 & otherwise \end{cases}$$

Generally the separability property of IDCT can be exploited while computing 2D IDCT by performing 1D IDCT on the input matrix in one direction (for example, by row) and then doing another 1D IDCT on the output of the first in an opposite direction (by column). For a given DCT sequence  $[X(k), 0 \le k \le N-1]$ , the 1D IDCT sequence  $[x(n), 0 \le n \le N-1]$  is defined as

$$x(n) = \sum_{k=0}^{N-1} X(k)cos\left\{\frac{(2n+1)k\pi}{2N}\right\}$$

where the multiplying constant has been neglected and X(0) has been manipulated. Thus, for N=8, this can be viewed as an 8x8 matrix times an 8x1 vector.

In Chen's algorithms, Chen assumes floating-point (referred to as *real* in the Chen reference) datatypes and further, does not discuss the implementation of the algorithms nor the limitations of the algorithms resulting from implementation.


Chen's DCT algorithm involves only floating-point operations and is applicable for any N where N is a power of 2. The generalization consists of alternating sine/cosine butterfly matrices with binary matrices to reorder matrix

10

20

25

30



Chen's algorithm requires 16 multiplications and 26 additions per 1D 8x1 IDCT. This raw complexity, although much better than brute-force, is inferior compared to many other IDCT algorithms. A complexity estimate of a simple implementation of Chen's IDCT algorithm on a parallel processor or microprocessor, such as an SH5, is shown below. This implementation assumes the inputs to be 16bits wide, and expands every intermediate product of the two 16-bit inputs to 32-bits in order to maintain an accuracy which will meet the IEEE 1180 standard.

Brute force non-optimized cycle count analysis:

In one direction:

Initialization (load constants, setup pointers): 20

15 Load inputs: 8

Shifting of inputs: 8

Stage 1: Multiplication: 16

Additions: 8

Rounding Additions: 8

Shifts: 8

Conversion: 4

Subtotal: 44

Stage 2: Multiplications: 2+2+4+4=12

Additions: 1+1+2+2+1+1+1+1=10

Rounding Additions: 2+2+2+2=8

Conversions: 1+1+1+1=4

Subtotal: 42

Stage 3: Multiplications: 2+2=4

Additions: 1+1+1+1+1+1=6

Rounding Additions: 2+2=4

Shifts: 2+2 = 4

Conversions: 1+1=2

10

15

20

25

30

Subtotal: 20

Stage 4:

Additions: 8

Total in one iteration: 130

Total in one direction: 130\*2 = 260

Transpose: 32

Total in the other direction: 2\*(44+42+20+8)=2\*114=228

Transpose: 32

Clipping: 32

Store output: 16

Total cycle count for 2D (8x8) IDCT: 20+260+32+228+32+32+16 =

620 cycles

There exists a number of algorithms that reduce the computational complexity of 8x8 IDCT. But the irregular memory access patterns of most of these algorithms do not make them conducive to efficient implementation. In addition, there is not an efficient and effective method for computing an IDCT which can meet the IEEE 1180 accuracy constraints. The Intel Corporation has published an implementation of IDCT using MMX instructions in an application note (Using MMX Instructions in a Fast IDCT Algorithm for MPEG Decoding; Application Note,

http://developer.intel.com/drg/mmx/appnotes/ap528.htm). But this implementation is not compliant with the IEEE 1180 standard.

## **SUMMARY**

The present invention provides an apparatus and method for performing an inverse discrete cosine transform (IDCT) in the decompression of compressed data such as compressed video or audio data. Performing the IDCT of the present invention includes performing a first one directional (1D) IDCT resulting in a plurality of first 1D IDCT coefficients followed by a second 1D IDCT resulting in a plurality of second 1D IDCT coefficients. In performing the first 1D IDCT and the second 1D IDCT a first plurality of intermediate butterfly computations are performed.

Following the second 1D IDCT a rounding and shifting of the plurality of second 1D IDCT coefficients is performed resulting in a plurality of output coefficients.

Performing the first plurality of intermediate butterfly computations further

A-67740/SFC

10

15

20

25

30

include performing a plurality of intermediate multiplications resulting in a plurality of initial products and performing a plurality of intermediate additions resulting in intermediate product which are maintained at no more than 16-bits.

Performing the first 1D IDCT and the second 1D IDCT futher include utilizing a round near positive (RNP) rounding scheme while the rounding and shifting of the plurality of second 1D IDCT coefficients further includes utilizing a round away from zero (RAZ) rounding scheme.

Performing the IDCT of the present invention further includes utilizing parallel processing to perform a single instruction on a plurality of coefficients simultaneously in parallel reducing the number of processor cycles needed to preform the IDCT.

The present invention performs the IDCT in less than 397 cycles while still complying with the IEEE 1180 standard.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

Additional advantages and features of the invention will become readily apparent upon reading the following detailed description and appended claims when taken in conjunction with reference to the drawings, in which:

Figure 1 is a schematic diagram of one embodiment of the present invention utilized to perform an inverse discrete cosine transform (IDCT.);

Figure 2 is a flow diagram of the general method of the present invention for performing an IDCT;

Figure 3A is a schematic diagram depicting the four stages of a one directional IDCT in the method of performing the IDCT for the present invention;

Figure 3B is a schematic diagram depicting one intermediate butterfly computation utilized in the one directional IDCTs performed in the present invention;

Figure 4A is a more detailed schematic diagram of the intermediate butterfly computation as shown in Figure 3B;

Figure 4B is a schematic diagram of a rounding and shifting scheme performed following the second 1D IDCT of Figure 2;

Figure 4C is a more detailed schematic diagram of the rounding and shifting scheme of Figure 4B including the rounding away from zero (RAZ) rounding scheme;

Figure 5 is a graphical representation of the two distinct rounding schemes

A-67740/SFC -5- 1001427

10

15

20

25

30

utilized in the IDCT method of Figure 2;

Figure 6 is a flow diagram of the intermediate butterfly computation of Figure 4A implemented in a single processor instruction.

#### DETAILED DESCRIPTION

In one embodiment, the present invention is designed to provide for the decompression of compressed signals, such as compressed video signals, audio signals and the like, through the implementation of an Inverse Discrete Cosine Transform (IDCT). The method and apparatus in one embodiment of the present invention is implemented through a microprocessor, computer or dedicated hardware which can provide instructions and associated hardware to accelerate the execution of multimedia applications. In one embodiment, the present invention takes advantage of the parallel processing capabilities of processors or microprocessors.

FIG. 1 depicts a block diagram of one embodiment of the present invention implemented on a processor or microprocessor 130. One example of a processor that can be used to implement the present invention includes the SH5 microprocessor produced by Hitachi America, Ltd., New York. In one embodiment of the present invention, processor 130 includes a central processor 132 which provides control and computational capabilities for processor 130. Central processor 132 is coupled to at least one register 134 and controls the input and output of information to registers 134. Central processor 132 is also coupled to a multimedia engine 136, internal memory 142 and further coupled to an external memory 144 through port 146. Multimedia engine 136 is based on Single Instruction Multiple Data (SIMD) mode of computing, which allows simultaneous computing or parallel processing of the same instructions on multiple different data values. For example, the 64-bit SH5 provides for the simultaneous computation of the same instructions on eight 8-bit data operations, four 16-bit data operations and two 32-bit data operations. Examples of the data operations that can be performed during parallel processing include, but are not limited to: addition, subtraction, multiplications, shifting, shuffling, parking, unparking and extraction. The SH5 is a general-purpose microprocessor with multimedia and floating-point support, designed for a high target clock speed of more than 400 MHz. The powerful SIMD multimedia engine consisting of four integer multipliers, and

A-67740/SFC -6- 1001427

10

15

20

25

30

when pipelined, can perform four integer multiplications per cycle.

FIG. 2 shows an overall flow diagram of one embodiment of the method of the present invention. In step 152, the input coefficients of a compressed signal or data are loaded into registers 134 of processor 130. Precalculated trigonometric constants and setup pointers are loaded in step 154. The trigonometric constants, in one embodiment, include precalculated sine and cosine values used within the IDCT calculations as is known in the art. The setup pointers are pointers to memory address locations for the inputs, outputs and coefficients. In step 156, the input coefficients are shifted left a predetermined number of bits to preserve the significant bits of the coefficients. In step 158, a first one directional (1D) IDCT is performed in one direction, for example vertically producing a first 1D IDCT matrix having first 1D IDCT coefficients 180. In step 162, the resulting first 1D IDCT coefficients 180 are transposed. In step 164, a second 1D IDCT is performed in the same direction as the first 1D IDCT, vertically, due to the transposing of the output of the first 1D IDCT. The second 1D IDCT results in a second 1D IDCT matrix, including second 1D IDCT final products or coefficients 184. Rounding Away from Zero (RAZ) (described in more detail below) and shifting is performed on the resulting second 1D IDCT final coefficients 184 in step 168 producing a rounded and shifted matrix of IDCT output coefficients 186. The rounded and shifted matrix of IDCT output coefficients 186 is then transposed in step 172 resulting in final IDCT output coefficients 188. In step 174, the final IDCT output coefficients 188 of the transposed matrix of the second 1D IDCT are clipped or saturated, such that the coefficients are saturated in the range [-256, 255] and stored.

Memory accesses are time consuming and often become a bottleneck in applications that deal with media rich datatypes. In prior art IDCT applications, significant numbers of coefficients and computational results are stored to memory and have to be recalled from memory. One feature of the present invention is the minimization of memory accesses when performing the IDCT. In one embodiment, the input coefficients are loaded in parallel into register 134 (FIG. 1), four at a time, using a single parallel processor instruction which performs 64-bit loading. Thus, four 16-bit coefficients are loaded in a single instructions and single cycle (step 152, FIG.

2). After the completion of the first 1D IDCT in step 158, unlike conventional

A-67740/SFC -7- 1001427

10

15

20

25

30

implementations, the output matrix of first 1D IDCT coefficients 180 are not stored back into memory 142 or 144. Instead, these values are kept in registers 134 and the entire output matrix 180 is transposed in step 162 before the start of the second 1D IDCT in step 164. The final IDCT outputs coefficients 188 are stored to memory 142 or 144 in parallel, four at a time, using a signal processors instruction which performs a 64-bit parallel load-and-store operation.

In one embodiment the IDCT implementation of the present invention is configured for video decompression. Here the input coefficients are coefficients which are derived from any conventional means, including from pixel difference values as is known in the art. According to the IEEE 1180 standard, these IDCT inputs are assigned 12-bit integers in the range (-2048, 2047). The present invention loads the input coefficients as 16-bit entities in registers 134 which leaves at least 4 most significant zero bits. In order to preserve the more significant bits in subsequent intermediate computations the input coefficients are left shifted by 4 places. This extra 4-bit precision is carried through to the end of the IDCT at which point the extra 4 bits are nullified through a right shift or reverse shift after the second 1D IDCT 164, explained more fully below.

In one embodiment, the number of cycles needed to complete the IDCT of the present invention is further reduced by the use of the precalculated and stored trigonometric constant used in the intermediate multiplication, explained more fully below. The trigonometric constants are converted to integer constants by multiplying them by 2<sup>15</sup> (a left shift of 15 places), thereby allowing a single instruction which performs an SIMD fixed point multiply along with a shift and round near positive (described more fully below) to be utilized. This single instruction operation allows parallel processing which provides for a more efficient method of performing IDCT and thus further reduces the number cycles needed to complete the IDCT.

FIGS. 3a-b show a flow diagram of one embodiment of the present invention's implementation of the first and second 1D IDCT steps 158, 164 (see FIG. 2) for an 8x8 input coefficient matrix. The 1D IDCT is a 4-stage process, including stages 210, 212, 214 and 216. Each stage includes arithmetic computations including additions 219 and intermediate butterfly computations 218. Intermediate butterfly computations 218 include intermediate multiplications 220 and intermediate addition 222 producing

A-67740/SFC -8- 1001427

10

15

20

25

30

intermediate products 224. FIG. 4a depicts one intermediate butterfly computation 218 including two intermediate multiplications 220, producing 32-bit initial product 223 and intermediate addition 222 producing intermediate product 224. Each intermediate multiplication 220 includes the multiplication of input 226 with precalculated trigonometric constants 228. Prior to intermediate addition 222, initial product 223 is maintained at no more than 16-bits. To maintain initial product 223 at no more than 16-bits, butterfly computation 218 further includes a shift right 230 and a rounding 234. 32-bit initial product 223 is shifted right 230 to maintain the 16-bit length allowing optimization of parallel processing and to maintain the most significant bits. The shifted initial product 231 is then rounded 234 to produce a 16bit rounded initial product 225. The accuracy of the rounded initial product 225 is maintained because the initial 4-bit shift left of the input coefficients saves the most significant bits. Intermediate addition 222 then adds two 16-bit rounded initial products 225 to produce 16-bit intermediate product 224. When implemented on processor 130, for example the SH5, the intermediate butterfly computation 218 is performed utilizing a single instruction. Thus, the number of cycles needed to complete the IDCT is dramatically reduced. The SH5 can perform parallel processing allowing four intermediate butterfly computations to be performed at a single time. thus, further reducing the number of cycles needed to perform the IDCT. Because rounded initial product 225 is shifted and rounded to maintain a bit count of 16-bits, intermediate product 224 is also maintained at 16-bits and thus does not require shifting and rounding to maintain accuracy and compliance with the IEEE 1180 standard.

In one embodiment, shift right 230 is defined as a shift right by 15-bits of the fixed-point 32-bit initial product 223. Further, the rounding is performed through a simple round near positive (RNP), described in detail below. This 15-bit shift and RNP allows the multiplications 220, shift right 230 and rounding 234, to be performed by a single processor instruction 240, thus further reducing the total number of cycles needed to perform the IDCT and still maintaining compliance with the IEEE 1180 standard. Prior art implementations required the initial products 223 to be maintained at 32-bits in order to comply with the IEEE 1180 standard. Maintaining or expanding the products to 32-bits significantly limits the efficiency and reduces the advantages of

A-67740/SFC -9- 1001427

10

15

20

25

30

parallel processing by a factor of at least two and thus increases the number of cycles needed to perform the IDCT. Further, prior art implementations required the use of a rounding away from zero (RAZ) rounding scheme, a more complex rounding method requiring a greater number of computations, to maintain a sufficient degree of accuracy to meet the IEEE 1180 standard. By maintaining the rounded initial products 225 and thus intermediate products 224 at 16-bits, the present invention optimizes parallel processing and enables processor 130 to continue with four simultaneous computations throughout the IDCT process.

FIG. 5 depicts the two rounding schemes implemented in one embodiment of the present invention. The left column depicts the RNP rounding scheme while the right column depicts the RAZ scheme. In a RNP scheme, if the number 424 to be rounded is equal to or greater than .5 above a positive whole number, the RNP rounds number 424 up. If number 426 is less than .5, then RNP rounds number 426 down. If number 428 is greater than or equal to .5 above a negative whole number, then RNP rounds number 428 up. If number 432 is less than .5 below a negative whole number, then RNP rounds number 432 down.

Still referring to FIG. 5, in a RAZ rounding scheme, if a number 444 to be rounded is equal to or greater than .5 above a positive whole number, the RNP rounds number 444 up. If number 446 is less than .5, then RNP rounds number 446 down. If number 448 is greater than .5 above a negative whole number, then RNP rounds number 448 up. If number 452 is less than or equal to .5 below a negative number, then RNP rounds number 452 down.

RAZ or symmetric rounding may not be directly supported by processors 130 which can be used to implement the present invention. For example, RAZ is not directly supported by SH5. Therefore, in one embodiment, the present invention avoids this more complex rounding mode until the end of the IDCT. The use of RAZ only during the final round and shift of the 16-bit second 1D IDCT final coefficients 184 generated by the fourth stage 216 of the second 1D IDCT in step 164 allows the present invention to comply with the IEEE 1180 standard.

Referring to FIG. 4B, in one embodiment, following the fourth stage 216 of the second 1D IDCT 164 a round and shift is performed on second 1D IDCT final coefficients 184 to ensure compliance with the IEEE 1180 standard and to maintain

A-67740/SFC -10- 1001427

10

15

20

25

30

the coefficients at no more than 16-bits thus optimizing the parallel processing. Rounding 252 is implemented through the rounding away from zero (RAZ) rounding scheme. In one embodiment of the present invention, RAZ rounding 252 is implemented through an arithmetic compensation, followed by the final shift 254 to obtain the IDCT output coefficients 186 which comply with the IEEE 1180 standard.

Referring to FIG. 4C, in one embodiment RAZ 252 includes an arithmetic compensation resulting in a compensated final product 280 which is the shifted right a plurality of bits by the final shift 254. RAZ 252 initially shifts second 1D IDCT final coefficients 184 right 15-bits resulting in shifted final coefficient 282. Shifted final coefficients 282 are than adjusted by a conditional constant 284 by adding shifted final coefficients 282 with conditional constant 284 producing a conditional product 286. Second 1D IDCT final coefficient 184 is then added with conditional product 286 producing compensated final product 280. The precalculated conditional constant is derived to be 32 and 31 for positive and negative second 1D IDCT final coefficient 184 respectively. The final shifted right 254 is a right shift of 6-bits to nullify the initial 4-bit left shift of the original 12-bit input coefficients, along with a 2-bit right shift as dictated by the IDCT algorithm to obtain IDCT output coefficients 186.

FIG. 6 depicts one embodiment of the SIMD fixed point multiply with shift and RNP single instruction 468. The single instruction 468 is one implementation of the intermediate multiplication 220, shift 230 and round 234 of the intermediate butterfly computation 218 shown in FIG. 4a. The single instruction 468 performs the intermediate butterfly computation 218 in a single instruction thus reducing the number of cycles need to perform the IDCT of the present invention. Initially, four input coefficients 470a-d are multiplied 472 by trigonometric constants 470e-h. The initial products 474 of the multiplications 472 are then shifted 476 to the right by 15-bits and rounded 478 utilizing a RNP rounding scheme producing 16-bit rounded initial products 225 of the intermediate butterfly computation 218. The single instruction 468 is performed through parallel processing, thus allowing four intermediate butterfly computations 218 to be performed simultaneously, further reducing the number of cycles need to perform the IDCT.

Referring back to FIGS. 3 and 4, 32-bit initial products 223 of intermediate multiplications 220 are maintained at 16-bits wide which is the same width as the

A-67740/SFC -11- 1001427

10

15

20

25

30


width of the two input coefficients 226 to the multiplication 220. Unlike other conventional implementations, the present invention does not use any shift and round operations with intermediate additions 222 and this does not jeopardize the IEEE 1180 compliance. The 16-bit widths of multiplication products are maintained through shifting 230 which also maintains the most significant bits. Because of the initial left shift by 4-bits of the original 12-bit input coefficients and the use of the shift right 230, the most significant bits are maintained and thus simple RNP does not affect the accuracy of the intermediate results. Therefore, the IEEE 1180 standard is still met. Further, maintaining intermediate products 224 at 16-bits provides the ability to continue to optimize the use of parallel processing by a factor of at least two over prior art implementations which requires expanding the intermediate products to 32-bits.

The implementation of IDCT in the present invention is indirect in nature. Instead of directly computing a two-directional (2D) IDCT the present invention performs a first 1D IDCT in step 158 in one direction followed by a second 1D IDCT in step 164 in the same direction on the transposed output of the first 1D IDCT. The indirect approach is computationally superior to the direct approach. But a drawback of the indirect approach is that the data matrix has to be effectively transposed (step 162) before the second 1D IDCT is performed in step 164. This can be done by appropriately storing the first 1D IDCT output coefficients 180 into memory 142 or 144 and loading them as inputs to the second 1D IDCT. But, this requires a large number of memory accesses (cycles), for example, 80 memory accesses (cycles) are required when performed in the SH5. Instead, in one embodiment the present invention stores the first 1D IDCT output matrix 180 in registers 134 and uses shuffle instructions to transpose the 8x8 matrix in step 162 which are then provided as inputs to step 164 for the second 1D IDCT. This technique of in-register matrix transpose with shuffle instructions performed through any conventional manner, including those techniques well known in the art, take fewer instructions than the memory accesses. For example, the SH5 requires 32 instructions (cycles) to perform the transpose with the shuffle instructions.

A complexity estimate of one implementation of the present invention implemented on an SH5 is shown below.

Cycle count analysis:

A-67740/SFC -12- 1001427



Compared to the non-optimized cycle count of 620 cycles (as described in the Background), the implementation of the present invention provides:

Total (20+58+58+32+74+74+32+32+16):


$$\frac{620-396}{620} \times 100 = 36 \text{ percent improvement in performance.}$$

This invention can be used, for example, as part of software video codecs

(based on H.263, MPEG-1, MPEG-2 and MPEG-4 standards) and consumer
electronics products (like digital T.V., DVD, settop box, gateway devices) that use
programmable microprocessors with SIMD multimedia extensions.

A-67740/SFC

396



A-67740/SFC -14- 1001427